


ASP-M58

Octal SHARC SHARCPAC



- 8 ADSP-2106x DSPs
- Non-clustered architecture
- 14x 40Mbyte/sec link ports
- 4x 40Mbit/sec SPORTs
- JTAG debug support
- 512kbytes FLASH
- TRANSPAC compliant
- SHARCPAC compliant

Overview

The ASP-M58 is a SHARCPAC with 8 Analog Devices ADSP-2106x SHARCs. With 14 external 40Mbyte/sec link port connections, the ASP-M58 yields up to 960MFLOPs (nearly 70MFLOPs/inch²) and is suited to applications where performance and compute density cannot be compromised.

Each SHARC operates as a standalone processor, communicating with other processors using the SHARC's 40Mbyte/sec links. Carrier boards connect external links to cable connectors, other SHARCPACs and to a local SHARC where applicable.

FLASH

The onboard processor can read or write to 512kbytes of local FLASH memory. This permits system parameters to be stored. The FLASH memory can also be used to boot the ASP-M58 in embedded applications.

Link Ports

The ASP-M58 has fourteen 40Mbyte/sec communication channels (link ports) which are able to operate concurrently. These link ports are designed to allow SHARCs to be inter-communicate and allow SHARC systems to be scaled and optimized for many applications.

Host Bus Interface

The root SHARC supports a 16 bit host bus. This allows a system processor (such as the Pentium in a PC environment via a VME, ISA or PCI gateway) to access the IOP of the root SHARC, via the host board. The root SHARC can be booted from this bus.

Debugging

The ASP-M58 incorporates an EZ-ICE/Mountain-ICE header to provides in-circuit emulation via JTAG. To use this facility, an EZ-ICE emulator and PC-add-in card (available separately) is required. This provides the basis for a complete development and debug environment. Using EZ-ICE allows C-source level debugging within a user-friendly GUI interface and complete control over loading, execution and inspection of program variables.


Software Support

Software support includes Transtech's ASP Toolset and a wide range of 3rd party products such as Virtuoso™.



www.transtech-dsp.com

Block Diagram



Technical Specification

Processor

Type ADSP-21062 or ADSP-21060
Number 8
Clock speed 40MHz

Memory

FLASH 512kx8bit

Internal Link Ports

Architecture Pipeline
Bandwidth 40Mbytes/sec

External Links Ports

Number 14
Bandwidth 40Mbytes/sec
Connector as per SHARCPAC specification

Debug Port

EZ-ICE/Mountain-ICE via SHARCPAC connector

SPORTs

Number 4 - via SHARCPAC connector

Power Requirement

Typical 18W (8 processor)

Software Support

ASP Toolset, Virtuoso, 21K DSP libraries, Mountain-ICE and EZ-ICE
Contact Transtech for further details of software support

Contact Details

Transtech DSP

20 Thornwood Drive, Ithaca, NY 14850-1263, USA
Tel: 607 257 8678 Fax: 607 257 8679
email: sales@transtech-dsp.com

Transtech DSP

19 Manor Courtyard, Hughenden Avenue, High Wycombe, HP13 5RE, UK
Tel: +44(0)1494 464432 Fax: +44(0)1494 464472
email: sales@transtech-dsp.com



www.transtech-dsp.com

Transtech reserves the right to alter specifications without notice, in line with its policy of continuous development. Transtech cannot accept responsibility to any third party for loss or damage arising out of the use of this information.
© Transtech DSP 1998. Document Reference DATAM58-1
Transtech acknowledges all registered trademarks.